Power-on reset circuit usage strategy

When engineers debug various boards, they often have a boot error and the system cannot be opened normally. Next, we will list some common system problems that may be caused when the board is powered on, and explain the correct initialization of the board. The basic principle.

Power-on reset circuit usage strategy

Many ICs contain POR circuits

(Power-on reset, ie Power-on Reset)

(Power-on reset, ie Power-on Reset)

(Power-on reset, ie Power-on Reset)! The important thing is said three times!

Its role is to ensure that the analog and digital modules are initialized to a known state after the board is powered up.

POR three steps: the power supply voltage reaches the threshold voltage - the POR circuit will release the internal reset signal - the state machine begins to initialize the device.

The device ignores external signals, including transmitted data, before initialization is complete. The only exception is the reset pin, which uses the internal strobe of the POR signal.

1.1 What does the POR circuit look like?

First popular science concept, window comparator: commonly used two comparators (double comparator), it has two threshold voltages VT2 (high threshold voltage) and VT1 (low threshold voltage), if VT1 ≤ VA ≤ VT2, Vout outputs a high level; if VA<VT1, VA>VT2, Vout outputs a low level.

Power-on reset circuit usage strategy

Figure 1 Dual comparator

The POR circuit can be represented as a window comparator, that is, once the operating voltage falls between the high and low thresholds, the circuit is automatically reset. As shown in Figure 1.1.

Power-on reset circuit usage strategy

Figure 2 simplified POR circuit

1.2 How does POR work?

The comparator window is usually defined by the digital power level. The digital module controls the analog module, and the voltage required for the full operation of the digital module is similar to the minimum voltage required for the analog module to operate.

A higher VT2 threshold is better for analog modules. If the recommended minimum supply voltage is too close, the reset may be accidentally triggered when the voltage is slightly reduced.

If the device includes separate analog and digital supplies, one strategy to avoid failure is to add a POR circuit that holds both modules in reset until the supply voltage is high enough to ensure proper operation of the circuit.

1.3 How does POR deal with short-term power outages?

The POR circuit sometimes incorporates a Brownout Detector (BOD) to prevent the circuit from resetting when the voltage drops unexpectedly for very short periods of time. In fact, the power-down circuit adds hysteresis to the threshold voltage defined by the POR module, typically around 300mV. BOD guarantees that POR will not generate a reset pulse when the supply voltage drops below VT2 unless the supply voltage drops below another threshold VBOD (VT2-300mv), as shown in Figure 1.2.

Power-on reset circuit usage strategy

Figure 3 Power failure detection

The power-down threshold level is sufficient to ensure that the digital circuitry retains information, but not enough to ensure proper operation. Thus, if the power supply level is only reduced very briefly, the controller can suspend activity when the power supply drops below a certain level, leaving the entire device free from reinitialization.

1.4 Three situations to be mastered when power is turned on correctly

1. Monotonic power supply has a shock

The actual POR circuit is much more complicated than the simplified version shown in Figure 1.1. The POR circuit requires a startup module to generate the start pulse. In this case, a monotonic power supply (monotonically rising or falling without a oscillating power supply) must be used because If a non-monotonic power supply is used, non-monotonic slopes can cause problems when the deviation approaches any threshold level.

A higher threshold deviation causes the same non-monotonic sequence to be valid for one component and not for other components, as shown in Figure 1.3.

Power-on reset circuit usage strategy

Figure 4 Non-monotonic power ramp
Power-on reset circuit usage strategy

Figure 5 Monotonic power ramp

Solution: Use a monotonic power supply to avoid problems caused by the slope.

Second, the system can not start? May be residual pressure

In some cases, even if the power is turned off (disabled LDO), the storage capacitor will retain a certain residual voltage, POR will not reset properly, and the device will not initialize properly. As shown in Figure 1.4.

Power-on reset circuit usage strategy

Figure 6 residual pressure

Solution: This voltage should be as small as possible to ensure that the residual voltage can drop below VT1.

Third, how to arrange the power-up sequence?

Some data sheets give the recommended power supply "timing" that should be applied to devices with more than one power supply pin. It is important to follow this sequence. For example, consider a device with two independent power supplies.

Power-on reset circuit usage strategy

Figure 7 recommended power-up sequence

Solution: The recommended power supply sequence requires that the digital power supply be powered prior to the analog power supply (this is conventional because the digital module controls the analog module, so the digital module must first be powered) and the module must be initialized first. It doesn't matter which power supply starts to rise first, but the digital power supply must cross the threshold before the analog power supply, as shown in Figure 1.5. If the delay between power supplies is around 100 μs, the effect should be small and the device should be properly initialized.

Fourth, other summary

A slow power ramp of hundreds of ms can cause problems due to internal triode parasitics. The POR circuit is evaluated at various slew rates to ensure proper operation under normal power conditions. The data sheet will indicate if a fast power ramp (100 μs or less) is required.

For example, for a board that is connected to a power supply with a thin cable, a poor ground connection can have high impedance, which can cause spurs during power-up. In addition, in some electromagnetic environments (EME), the parasitic gate capacitance of a MOS transistor may be charged, causing the transistor to not function properly unless the capacitor is discharged. This may cause POR initialization to fail.

Drift and tolerance also need to be considered. In some cases, discrete components such as capacitors have high tolerances (up to 40%) and high drift (drift with temperature, voltage, and time). In addition, the threshold voltage has a negative temperature coefficient. For example, VT1 is 0.8V at room temperature, 0.9V at -40°C, and 0.7V at +105°C.

Standard Gel VRLA Battery

Gel, VRLA

Wolong Electric Group Zhejiang Dengta Power Source Co.,Ltd , https://www.wldtbattery.com

Posted on